Design & Verification

Ensuring Digital Excellence Through Rigorous Validation and Innovation.

vlsi globe
Bus Functional Models
  • Interconnect Validation
vlsi globe
Register File
  • Interconnect Design
  • Memory
vlsi globe
RISC-V
  • RV32G Core
  • RV64GV Core
vlsi globe
SoC
  • Architecture Design
  • Controller Design
  • Platform Level Testing
vlsi globe
Verification IP
  • APB
  • AXI4
  • AXI4 Stream
  • I2C
  • SPI
  • UART
vlsi globe
AXI
  • Memory Subsystems
  • DMA Controller
  • Interconnect
  • Register Interface

Read what we wrote

Get front-row industry insights

APB to AXI Bus Bridge

APB to AXI Bus Bridge

Ishraq Tashdid, Junior VLSI Engineer
AXI Memory Controller

AXI Memory Controller

Ishraq Tashdid, Junior VLSI Engineer

USA Office

8201 164th Ave NE, Suite 200

Redmond WA 98052

United States of America

+1 (404) 287-0730

Bangladesh Office

House 177, Lane 2, New DOHS

Mohakhali, Dhaka 1206

Bangladesh

+88 02222287041

+88017300-374-00

dsi logo

Connect with us

Drop us a line at

facebook-iconfacebook-icon
linkdln-iconlinkdln-icon